In this work, we provide the first construction of Attribute-Based Encryption (ABE) for general circuits. Our construction is based on the existence of multilinear maps. We prove selective security of our scheme in the standard model under the natural multilinear generalization of the BDDH assumption. Our scheme achieves both Key-Policy and Ciphertext-Policy variants of ABE.
Introduction
In traditional public key encryption a sender will encrypt a message to a targeted individual recipient using the recipient's public key. However, in many applications one may want to have a more general way of expressing who should be able to view encrypted data. Sahai and Waters [SW05] introduced the notion of Attribute-Based Encryption (ABE). There are two variants of ABE: KeyPolicy ABE and Ciphertext-Policy ABE [GPSW06] . (We will consider both these variants in this work.) In a Key-Policy ABE system, a ciphertext encrypting a message M is associated with an assignment x of boolean variables. A secret key SK is issued by an authority and is associated with a boolean function f chosen from some class of allowable functions F. A user with a secret key for f can decrypt a ciphertext associated with x, if and only if f (x) = 1.
Since the introduction of ABE there have been advances in multiple directions. These include new proof techniques to achieve adaptive security [LOS + 10, OT10, LW12], decentralizing trust among multiple authorities [Cha07, CC09, LW11] , and applications to outsourcing computation [PRV12] .
However, the central challenge of expanding the class of allowable boolean functions F has been very resistant to attack. Viewed in terms of circuit classes, the work of Goyal et al [GPSW06] achieved the best result until now: their construction achieved security essentially for circuits in the complexity class NC 1 . This is the class of circuits with depth log n, or equivalently, the class of functions representable by polynomial-size boolean formulas. Achieving ABE for general circuits is arguably the central open direction in this area 1 .
Difficulties in achieving Circuit ABE and the Backtracking Attack. To understand why achieving ABE for general circuits has remained a difficult problem, it is instructive to examine the mechanisms of existing constructions based on bilinear maps. Intuitively, a bilinear map allows one to decrypt using groups elements as keys (or key components) as opposed to exponents. By handing out a secret key that consists of group elements an authority is able to computationally hide some secrets embedded in that key from the key holder herself. In contrast, if a secret key consists of exponents in Z p for a prime order group p, as in say an ElGamal type system, then the key holder or collusion of key holders can solve for these secrets using algebra. This computational hiding in bilinear map based systems allows an authority to personalize keys to a user and prevent collusion attacks, which are the central threat.
Using GPSW [GPSW06] as a canonical example we illustrate some of the main principles of decryption. In their system, private keys consists of bilinear group elements for a group of prime order p and are associated with random values r y ∈ Z p for each leaf node in the boolean formula f . A ciphertext encrypted to descriptor x has randomness s ∈ Z p . The decryption algorithm begins by applying a pairing operation to each "satisfied" leaf node and obtains e(g, g) ry s for each satisfied node y. From this point onward decryption consists solely of finding if there is a linear combination (in the exponent) of the r y values that can lead to computing e(g, g) αs which will be the "blinding factor" hiding the message M . (The variable e(g, g) α is defined in the public parameters.) The decryption algorithm should be able to find such a linear combination only if f (x) = 1. Of particular note is that once the e(g, g) ry s values are computed the pairing operation plays no further role in decryption. Indeed it cannot, since it is intuitively "used up" on the initial step.
Let's now take a closer look at how GPSW structures the private keys given a boolean formula. Suppose in a boolean formula that there consisted an OR gate T that received inputs from gates A and B. Then the authority would associate gate T with a value r T and gates A, B with values r A = r B = r T to match the OR functionality. Now suppose that on a certain input assignment x that gate A evaluates to 1, but gate B evaluates to 0. The decryptor will then learn the "decryption value" e(g, g) sr A for gate A and can interpolate up by simply by noting that e(g, g) sr T = e(g, g) sr A . While this structure reflects an OR gate, it also has a critical side effect. The decryption algorithm also learns the decryption value e(g, g) sr B for gate B even though gate B evaluates to 0 on input x. We call such a discovery a backtracking attack.
Note that boolean formulas are circuits with fanout one. If the fanout is one, then the backtracking attack produces no ill effect since an attacker has nowhere else to go with this information that he has learned. However, suppose we wanted to extend this structure with circuits of fanout of two or more, and that gate B also fed into an AND gate R. In this case the backtracking attack would allow an attacker to act like B was satisfied in the formula even though it was not. This misrepresentation can then be propagated up a different path in the circuit due to the larger fanout. (Interestingly, this form of attack does not involve collusion with a second user.)
We believe that such backtracking attacks are the principle reason that the functionality of existing ABE systems has been limited to circuits of fanout one. Furthermore, we conjecture that since the pairing operation is used up in the initial step, that there is no black-box way of realizing general ABE for circuits from bilienar maps.
Our Results. We present a new methodology for constructing Attribute-Based Encryption systems for circuits of arbitrary fanout. Our method is described using multilinear maps. Cryptography with multilinear maps was first postulated by Boneh and Silverberg where they discussed potential applications such as one round, n-way Diffie-Hellman key exchange. However, they also gave evidence that it might be difficult or not possible to find useful multilinear forms within the realm of algebraic geometry. For this reason there has existed a general reluctance among cryptographer to explore multilinear map constructions even though in some constructions such as the Boneh-Goh-Nissim [BGN05] slightly homomorphic encryption system, or the Boneh-SahaiWaters [BSW06] Traitor Tracing scheme, there appears to exist direct generalizations of bilinear map solutions.
Very recently, Garg, Gentry, and Halvei [GGH12] announced a surprising result. Using ideal lattices they produced a candidate mechanism that would approximate or be the moral equivalent of multilinear maps for many applications. Speculative applications include translations of existing bilinear map constructions and direct generalizations as well as future applications. While the development and cryptanalysis of their tools is at a nascent stage, we believe that their result opens an exciting opportunity to study new constructions using a multilinear map abstraction. The promise of these results is that such constructions can be brought over to their framework or a related future one. We believe that building ABE for circuits is one of the most exciting of these problems due to the challenges discussed above and that existing bilinear map constructions do not have a direct generalization.
We construct an ABE system of the Key-Policy variety where ciphertext descriptors are an n-tuple x of boolean variables and keys are associated with boolean circuits of a max depth ℓ, where both ℓ and n are polynomially bounded and determined at the time of system setup. Our main construction exposition is for circuits that are layered (where gates at depth j get inputs from gates at depth j − 1) and monotonic (consisting only of AND plus OR gates). Neither one of these impacts are general result as a generic circuit can be transformed into a layered one for the same function with a small amount of overhead. In addition, using DeMorgan's law one can build a general circuit from a monotone circuit with negation only appearing at the input wires. We sketch this in Section 2. We finally note that using universal circuits we can realize "Ciphertext-Policy" style ABE systems for circuits.
Our framework of multi-linear maps is that a party can call a group generator G(1 λ , k) to obtain a sequence of groups G = (G 1 , . . . , G k ) each of large prime 2 order p > 2 λ where each comes with a canonical generator g = g 1 , . . . , g k . Slightly abusing notation, if i + j ≤ k we can compute a bilinear map operation on
These maps can be seen as implementing multilinear maps 3 . It is the need to commit to a certain k value which will require the setup algorithm of our construction to commit to a maximum depth ℓ = k − 1. We will prove security under a generalization of the decision BDH assumption that we call the decision k-multilinear assumption. Roughly, it states that given g, g s , g c 1 , . . . , g c k it is hard to distinguish T = g
Our Techniques. As discussed there is no apparent generalization of the GPSW methods for achieving ABE for general circuits. We develop new techniques with a focus on preventing the backtracking attacks we described above. Intuitively, we describe our techniques as "move forward and shift"; this replaces and subsumes the linear interpolation method of GPSW decryption. In particular, our schemes do not rely on any sophisticated linear secret sharing schemes, as was done by GPSW.
Consider a private key for a given monotonic 4 circuit f with max depth ℓ that works over a group sequence (G 1 , . . . , G k ). Each wire w in f is associated by the authority with a random value r w ∈ Z p . A ciphertext for descriptor x will be associated with randomness s ∈ Z p . A user should with secret key for f should be able to decrypt if and only if f (x) = 1.
The decryption algorithm works by computing g srw j+1 for each wire w in the circuit that evaluates to 1 on input x. If the wire is 0, the decryptor should not be able to obtain this value. Decryption works from the bottom up. For each input wire w at depth 1, we compute g srw 2 using a very similar mechanism to GPSW.
We now turn our attention to OR gates to illustrate how we prevent backtracking attacks. Suppose wire w is the output of an OR gate with input wires A(w), B(w) at depth j. Furthermore, suppose on a given input x the wire A(w) evaluates to true and B(w) to false so that the decryptor has g
. The private key components associated with wire w are:
for random a w , b w . To move decryption onward the algorithm first computes e g aw , g
This is the move forward step. Then it computes e g s , g
This is the shift step. Multiplying these together gives the desired term g srw j+1 . Let's examine backtracking attacks in this context. Recall that the attacker's goal would be to compute g sr B(w) j even though wire B(w) is 0, and propagate this forward. From the output term and the fourth key component the attacker can actually inverse the shift process on the B side and obtain g sawr A(w) j+1
, however, since the map e works only in the "forward" direction, it is not possible to invert the move forward step and complete the attack. The crux of our security lies in this idea. In the main body of this paper we give our formal proof that captures this intuition.
The AND gate mechanism has a similar shift and move forward structure, but requires both inputs for decryption. If this process is applied iteratively, to an output gatew then one obtains g srw k . A final header portion of the key and decryption mechanism is used to obtain the message. This portion is similar to prior work.
The details of our scheme and security proof are below.
Preliminaries
In this section, we provide some preliminaries.
General Circuits vs. Monotone Circuits
We begin by observing that there is a folklore transformation that uses De Morgan's rule to transform any general Boolean circuit into an equivalent monotone Boolean circuit, with negation gates only allowed at the inputs. For completeness, we sketch the construction here. Given a Boolean circuit C, consider the Boolean circuitC that computes the negation of C. Note that such a circuit can be generated by simply recursively applying De Morgan's rule to each gate of C starting at the output gate. Note that in this circuitC each wire computes the negation of the corresponding wire in C. Now, we can construct a monotone circuit M by combining C andC as follows: take each negation gate in C, eliminate it, and replace the output of the negation gate by the corresponding wire inC. Do the same for negation gates inC, using the wires from C. In the end, this will yield a monotone circuit M with negation gates remaining only at the input level, as desired. The size of M will be no more than twice the original size of C, and the depth of M will be identical to the depth of C. The correctness of this transformation follows trivially from De Morgan's rule.
As a result, we can focus our attention on monotone circuits. Note that inputs to the circuit correspond to attributes, and since we are in the "small universe" setting, we can simply introduce explicit attributes corresponding to the negation of attributes not present.
Multi-linear maps
We assume the existence of a group generator G, which takes as input a security parameter n and a positive integer k to indicate the number of allowed pairing operations. G(1 λ , k) outputs a sequence of groups G = (G 1 , . . . , G k ) each of large prime order p > 2 λ . In addition, we let g i be a canonical generator of G i (and is known from the group's description). We let g = g 1 .
We assume the existence of a set of bilinear maps {e i,j :
The map e i,j satisfies the following relation:
We observe that one consequence of this is that e i,j (g i , g j ) = g i+j for each valid i, j. When the context is obvious, we will sometimes abuse notation drop the subscripts i, j, For example, we may simply write:
We define the decision k-multilinear problem as follows. A challenger runs G(1 λ , k). Then it picks random s, c 1 , . . . , c k .
The decision k-multilinear assumption is that no poly-time attacker can win this game with non-negligible advantage in λ.
Circuit Notation
We now define our notation for circuits that adapts the model and notation of Bellare, Hoang, and Rogaway [BHR12] (Section 2.3). For our application we restrict our consideration to certain classes of boolean circuits. First, our circuits will have a single output gate. Next, we will consider layered circuits. In a layered circuit a gate at depth j will receive both of its inputs from wires at depth j − 1. Finally, we will restrict ourselves to monotonic circuits where gates are either AND or OR gates of two inputs. 5 Our circuits will be a five tuple f = (n, q, A, B, GateType). We let n be the number of inputs and q be the number of gates. We define inputs = {1, . . . , n}, Wires = {1, . . . , n + q}, and Gates = {n + 1, . . . , n + q}. The wire n + q is the designated output wire. A : Gates → Wires/outputwire is a function where A(w) identifies w's first incoming wire and B : Gates → Wires/outputwire is a function where B(w) identifies w's second incoming wire. Finally, GateType : Gates → {AND, OR} is a function that identifies a gate as either an AND or OR gate.
We require that w > B(w) > A(w). We also define a function depth(w) where if w ∈ inputs depth(w) = 1 and in general depth(w) of wire w is equal to the shortest path to an input wire plus 1. Since our circuit is layered we require that for all w ∈ Gates that if depth(w) = j then depth(A(w)) = depth(B(w)) = j − 1.
We will abuse notation and let f (x) be the evaluation of the circuit f on input x ∈ {0, 1} n . In addition, we let f w (x) be the value of wire w of the circuit on input x.
Our Construction
We now describe our construction. Our construction is of the Key-Policy form where a key generation algorithm takes in the description of a circuit f and encryption takes in an input x and message M . A user with secret key for f can decrypt if and only if f (x) = 1. The system is of the "public index" variety in that only the message M is hidden while x can be efficiently discovered from the ciphertext.
The setup algorithm will take as inputs a maximum depth ℓ of all the circuits as well as the input size n for all ciphertexts. All circuits f in our system will be of depth ℓ (have the outputgate at depth ℓ) and be layered as discussed in Section 2.3. Using layered circuits and having all circuits be of the same depth is primarily for ease of exposition, as we believe that our construction could directly be adapted to the general case. The fact that setup defines a maximum depth ℓ is more fundamental as the algorithm defines a k = ℓ + 1 group sequence a k pairings.
Setup(1 λ , n, ℓ) The setup algorithm takes as input, a security parameter λ, the maximum depth ℓ of a circuit, and the number of boolean inputs n.
It then runs G(1 λ , k = ℓ + 1) and of groups G = (G 1 , . . . , G k ) of prime order p, with canonical generators g 1 , . . . , g k . We let g = g 1 . Next, it chooses random α ∈ Z p and h 1 , . . . , h ℓ ∈ G 1 .
The public parameters, PP, consist of the group sequence description plus:
The master secret key MSK is (g k−1 ) α .
Encrypt(PP, x ∈ {0, 1} n , M ∈ {0, 1}) The encryption algorithm takes in the public parameters, an descriptor input x ∈ {0, 1} n , and a message bit M ∈ {0, 1}. The encryption algorithm chooses a random s. If M = 0 it sets C M to be a random group element in G k ; otherwise it lets C M = (g α k ) s . Next, let S be the set such of i such that x i = 1. The ciphertext is created as
KeyGen(MSK, f = (n, q, A, B, GateType)) The algorithm takes in the master secret key and a description f of a circuit. Recall, that the circuit has n + q wires with n input wires, q gates and the wire n + q designated as the output wire. The key generation algorithm chooses random r 1 , . . . , r n+q ∈ Z p , where we think of randomness r w as being associated with wire w. The algorithm produces a "header" component
Next, the algorithm generates key components for every wire w. The structure of the key components depends upon if w is an input wire, an OR gate, or an AND gate. We describe how it generates components for each case.
• Input wire By our convention if w ∈ [1, n] then it corresponds to the w-th input. The key generation algorithm chooses random z w ∈ Z p .
The key components are:
• OR gate Suppose that wire w ∈ Gates and that GateType(w) = OR. In addition, let j = depth(w) be the depth of wire w. The algorithm will choose random a w , b w ∈ Z p . Then the algorithm creates key components:
• AND gate Suppose that wire w ∈ Gates and that GateType(w) = AND. In addition, let j = depth(w) be the depth of wire w. The algorithm will choose random a w , b w ∈ Z p .
We will sometimes refer to the K w,3 , K w,4 of the AND and OR gates as the "shift" components. This terminology will take on more meaning when we see how they are used during decryption.
The secret key SK output consists of the description of f , the header component K H and the key components for each wire w.
Decrypt(SK, CT) Suppose that we are evaluating decryption for a secret key associated with a circuit f = (n, q, A, B, GateType) and a cipherext with input x. We will be able to decrypt if f (x) = 1.
We begin by observing that the goal of decryption should be to compute g αs k such that we can test if this is equal to C M . The algorithm begins with a header computation and lets First, there is a header computation where we compute
Our goal is now reduced to computing g r n+q ·s k . Next, we will evaluate the circuit from the bottom up. Consider wire w at depth j; if f w (x) = 1 then, our algorithm will compute E w = (g j+1 ) srw . (If f w (x) = 0 nothing needs to be computed for that wire.) Our decryption algorithm proceeds iteratively starting with computing E 1 and proceeds in order to finally compute E n+q . Computing these values in order ensures that the computation on a depth j − 1 wire (that evaluates to 1) will be defined before computing for a depth j wire. We show how to compute E w for all w where f w (x) = 1, again breaking the cases according to whether the wire is an input, AND or OR gate.
• Input wire By our convention if w ∈ [1, n] then it corresponds to the w-th input. Suppose that x w = f w (x) = 1. The algorithm computes:
We observe that this mechanism is similar to many existing ABE schemes.
• OR gate Consider a wire w ∈ Gates and that GateType(w) = OR. In addition, let j = depth(w) be the depth of wire w. Suppose that f w (x) = 1. If f A(w) (x) = 1 (the first input evaluated to 1) then we compute:
Alternatively, if f A(w) (x) = 0, but f B(w) (x) = 1, then we compute:
Let's exam this mechanism for the case where the first input is 1 (f A(w) (x) = 1). In this case the algorithm "moves" the value E A(w) from group G j to group G j+1 when pairing it with K w,1 . It then multiplies it by e(K w,3 , g s ) which "shifts" that result to E w .
Suppose that f A(w) (x) = 1, but f B(w) (x) = 0. A critical feature of the mechanism is that an attacker cannot perform a "backtracking" attack to compute E B(w) . The reason is that the pairing operation cannot be reverse to go from group G j+1 to group G j . If this were not the case, it would be debilitating for security as gate B(w) might have fanout greater than 1. This type of backtracking attacking is why existing ABE constructions are limited to circuits with fanout of 1.
• AND gate Consider a wire w ∈ Gates and that GateType(w) = AND. In addition, let j = depth(w) be the depth of wire w. Suppose that f w (x) = 1. Then f A(w) (x) = f B(w) (x) = 1 and we compute:
If the f (x) = f n+q (x) = 1, then the algorithm will compute E n+q = g r n+q ·s k . It finally computes E ′ · E n+q = g αs k and tests if this equals C M , outputting M = 1 if so and M = 0 otherwise. Correctness holds with high probability.
A Few Remarks
We end this section with a few remarks. First, the encryption algorithm takes as input a single bit message. In this setting we could imagine encoding a longer message by XORing it with the hash of g αs k . However, we used bit encryption with a testability function to better match the lattice translation of the next section.
Our OR and AND key components respectively have one and two "shift" components. It is conceivable to have a construction with one shift component for the OR and none for the AND. However, we designed it this way since it made the exposition of our proof (in particular the distribution of private keys) easier.
Finally, our construction uses a layered circuit, where a wire at depth j gets its inputs from depth j ′ = j − 1. We could imagine a small modification to our construction which allowed j ′ to be of any depth less than j. Suppose this were the case for the first input. Then instead of K w,1 = g aw 1 we might more generally let K w,1 = (g j−j ′ ) aw . However, we stick to describing and proving the layered case for simplicity.
Proof of Security
We prove (selective) security in the security model given by GPSW [GPSW06] , where the input access structures are monotonic circuits. For a circuit of max size k − 1 we prove security under the decision k-multilinear assumption.
We show that if there exist a poly-time attacker A on our ABE system for circuits of depth ℓ and inputs of length n in the selective security game then we can construct a poly-time algorithm on the decision ℓ + 1-multilinear assumption with non-neglgibile advantage. We describe how B interacts with A.
Init B first receives the ℓ + 1-multilinear problem where it is given the group description G = (G 1 , . . . , G k ) and an problem instance g, g s , g c 1 , . . . , g c k , T . T is either g
or a random group element in G k . (Note we slightly changed the variable names in the problem instance to better suit our proof.)
Next, the attacker declares the challenge input x * ∈ {0, 1} n .
Setup B chooses random y 1 , . . . , y n ∈ Z p . For i ∈ [1, n] set
Remark. Note that over Z p , the above choices of h i are distributed identically with the "real life" distribution.
More generally, what we need is that g y i is statistically close to, or indistinguishable from, g y i +c 1 .
Next, B sets g α k = g
, where ξ is chosen randomly. It computes this using g c 1 , . . . , g c k from the assumption, by means of the iterated use of the pairing function.
Remark. Here we need that g then this is an encryption of 1; otherwise if T was chosen random in G k then w.h.p. it is an encryption of 0.
KeyGen Phase Both key generation phases are executed in the same manner by the reduction algorithm. Therefore, we describe them once here. The attacker will give a circuit f = (n, q, A, B, GateType) to the reduction algorithm such that f (x * ) = 0.
We can think of the proof as having some invariant properties on the depth of the gate we are looking at. Consider a gate w at depth j and the simulators viewpoint (symbolically) of r w . If f w (x * ) = 0, then the simulator will view r w as the term c 1 · c 2 · · · c j+1 plus some additional known randomization terms. If f w (x * ) = 1, then the simulator will view r w as the 0 plus some additional known randomization terms. If we can keep this property intact for simulating the keys up the If f w (x * ) = 0 and f A(w) (x * ) = 0, then B sets a w = c j+1 +ψ w , b w = φ w and r w = c 1 ·c 2 · · · c j+1 + η w , where ψ w , φ w , η w are chosen randomly. Then the algorithm creates key components:
K w,1 = g c j+1 +ψw , K w,2 = g φw , K w,3 = g ηw−ψwc 1 ···c j −(c j+1 +ψw)η A(w) −φw(r B(w) ) j B can create the last component due to cancellation. Since the A(w) gate evaluated to 0, we have r A(w) = c 1 · c 2 · · · c j + η A(w) . Note that g r B(w) j is always computable regardless of whether f A(w) (x * ) evaluated to 0 or 1, since g c 1 ···c j j is always computable using the multilinear maps.
The case where f B(w) (x * ) = 0 and f A(w) (x * ) = 1 is performed in a symmetric to what is above, with the roles of a w and b w reversed.
Remark. Here we need that g ηw−(ψw+φw)·(c 1 ···c j ) j is appropriately close to a randomly chosen element (the given terms dominate the others). This holds perfectly over Z p .
For the output gate we chose η w at random. Thus, at the end we have r n+q = i∈[1,k] c i + η n+q for the output gate. This gives us a final cancellation in computing the "header" component of the key as K H = (g k−1 ) α−r n+q = (g k−1 ) ξ−ηw .
Guess B receives back the guess M ′ ∈ {0, 1} of the message from A. If M ′ = 1 it guesses that T is a tuple; otherwise, it guesses that it is random.
